Now
MAIN commitmail json YAML
src/sys/arch/algor/dev/mainbus.c@1.28
/
diff
/
nxr@1.28
src/sys/arch/amiga/pci/em4k.c@1.6 / diff / nxr@1.6
src/sys/arch/amiga/pci/empb.c@1.13 / diff / nxr@1.13
src/sys/arch/amiga/pci/empbreg.h@1.7 / diff / nxr@1.7
src/sys/arch/amiga/pci/mppb.c@1.10 / diff / nxr@1.10
src/sys/arch/amiga/pci/p5pb.c@1.17 / diff / nxr@1.17
src/sys/arch/arc/include/pci_machdep.h@1.12 / diff / nxr@1.12
src/sys/arch/arc/pci/necpb.c@1.45 / diff / nxr@1.45
src/sys/arch/arm/broadcom/bcm53xx_pax.c@1.19 / diff / nxr@1.19
src/sys/arch/arm/fdt/pcihost_fdt.c@1.17 / diff / nxr@1.17
src/sys/arch/arm/gemini/gemini_pci.c@1.22 / diff / nxr@1.22
src/sys/arch/arm/imx/fdt/imx6_pcie.c@1.8 / diff / nxr@1.8
src/sys/arch/arm/imx/imx6_pcie.c@1.17 / diff / nxr@1.17
src/sys/arch/arm/ixp12x0/ixp12x0_pci.c@1.17 / diff / nxr@1.17
src/sys/arch/arm/nvidia/tegra_pcie.c@1.31 / diff / nxr@1.31
src/sys/arch/arm/s3c2xx0/s3c2800_pci.c@1.29 / diff / nxr@1.29
src/sys/arch/arm/xscale/becc_pci.c@1.21 / diff / nxr@1.21
src/sys/arch/arm/xscale/i80312_pci.c@1.19 / diff / nxr@1.19
src/sys/arch/arm/xscale/i80321_pci.c@1.18 / diff / nxr@1.18
src/sys/arch/arm/xscale/ixp425_pci.c@1.14 / diff / nxr@1.14
src/sys/arch/bebox/bebox/mainbus.c@1.32 / diff / nxr@1.32
src/sys/arch/cobalt/dev/gt.c@1.32 / diff / nxr@1.32
src/sys/arch/cobalt/include/pci_machdep.h@1.15 / diff / nxr@1.15
src/sys/arch/evbarm/ifpga/ifpga.c@1.28 / diff / nxr@1.28
src/sys/arch/evbmips/gdium/mainbus.c@1.7 / diff / nxr@1.7
src/sys/arch/evbmips/loongson/mainbus.c@1.4 / diff / nxr@1.4
src/sys/arch/evbmips/malta/dev/mainbus.c@1.15 / diff / nxr@1.15
src/sys/arch/evbppc/walnut/pci/pchb.c@1.15 / diff / nxr@1.15
src/sys/arch/ibmnws/ibmnws/mainbus.c@1.14 / diff / nxr@1.14
src/sys/arch/mips/adm5120/dev/admpci.c@1.14 / diff / nxr@1.14
src/sys/arch/mips/alchemy/dev/aupci.c@1.18 / diff / nxr@1.18
src/sys/arch/mips/rmi/rmixl_pcie.c@1.14 / diff / nxr@1.14
src/sys/arch/mips/rmi/rmixl_pcix.c@1.15 / diff / nxr@1.15
src/sys/arch/mvmeppc/mvmeppc/mainbus.c@1.19 / diff / nxr@1.19
src/sys/arch/ofppc/pci/ofwpci.c@1.17 / diff / nxr@1.17
src/sys/arch/powerpc/booke/pci/pq3pci.c@1.25 / diff / nxr@1.25
src/sys/arch/powerpc/ibm4xx/pci/pchb.c@1.14 / diff / nxr@1.14
src/sys/arch/prep/prep/mainbus.c@1.37 / diff / nxr@1.37
src/sys/arch/sandpoint/sandpoint/mainbus.c@1.32 / diff / nxr@1.32
src/sys/arch/sgimips/gio/pci_gio.c@1.17 / diff / nxr@1.17
src/sys/arch/sgimips/include/pci_machdep.h@1.15 / diff / nxr@1.15
src/sys/arch/sgimips/mace/pci_mace.c@1.23 / diff / nxr@1.23
src/sys/arch/sh3/dev/shpcic.c@1.20 / diff / nxr@1.20
src/sys/dev/acpi/acpi_mcfg.c@1.20 / diff / nxr@1.20
src/sys/dev/ic/cpc700.c@1.21 / diff / nxr@1.21
src/sys/dev/marvell/gtpci.c@1.34 / diff / nxr@1.34
src/sys/dev/marvell/mvpex.c@1.20 / diff / nxr@1.20
src/sys/dev/pci/pciconf.c@1.47 / diff / nxr@1.47
src/sys/dev/pci/pciconf.h@1.14 / diff / nxr@1.14
src/sys/arch/amiga/pci/em4k.c@1.6 / diff / nxr@1.6
src/sys/arch/amiga/pci/empb.c@1.13 / diff / nxr@1.13
src/sys/arch/amiga/pci/empbreg.h@1.7 / diff / nxr@1.7
src/sys/arch/amiga/pci/mppb.c@1.10 / diff / nxr@1.10
src/sys/arch/amiga/pci/p5pb.c@1.17 / diff / nxr@1.17
src/sys/arch/arc/include/pci_machdep.h@1.12 / diff / nxr@1.12
src/sys/arch/arc/pci/necpb.c@1.45 / diff / nxr@1.45
src/sys/arch/arm/broadcom/bcm53xx_pax.c@1.19 / diff / nxr@1.19
src/sys/arch/arm/fdt/pcihost_fdt.c@1.17 / diff / nxr@1.17
src/sys/arch/arm/gemini/gemini_pci.c@1.22 / diff / nxr@1.22
src/sys/arch/arm/imx/fdt/imx6_pcie.c@1.8 / diff / nxr@1.8
src/sys/arch/arm/imx/imx6_pcie.c@1.17 / diff / nxr@1.17
src/sys/arch/arm/ixp12x0/ixp12x0_pci.c@1.17 / diff / nxr@1.17
src/sys/arch/arm/nvidia/tegra_pcie.c@1.31 / diff / nxr@1.31
src/sys/arch/arm/s3c2xx0/s3c2800_pci.c@1.29 / diff / nxr@1.29
src/sys/arch/arm/xscale/becc_pci.c@1.21 / diff / nxr@1.21
src/sys/arch/arm/xscale/i80312_pci.c@1.19 / diff / nxr@1.19
src/sys/arch/arm/xscale/i80321_pci.c@1.18 / diff / nxr@1.18
src/sys/arch/arm/xscale/ixp425_pci.c@1.14 / diff / nxr@1.14
src/sys/arch/bebox/bebox/mainbus.c@1.32 / diff / nxr@1.32
src/sys/arch/cobalt/dev/gt.c@1.32 / diff / nxr@1.32
src/sys/arch/cobalt/include/pci_machdep.h@1.15 / diff / nxr@1.15
src/sys/arch/evbarm/ifpga/ifpga.c@1.28 / diff / nxr@1.28
src/sys/arch/evbmips/gdium/mainbus.c@1.7 / diff / nxr@1.7
src/sys/arch/evbmips/loongson/mainbus.c@1.4 / diff / nxr@1.4
src/sys/arch/evbmips/malta/dev/mainbus.c@1.15 / diff / nxr@1.15
src/sys/arch/evbppc/walnut/pci/pchb.c@1.15 / diff / nxr@1.15
src/sys/arch/ibmnws/ibmnws/mainbus.c@1.14 / diff / nxr@1.14
src/sys/arch/mips/adm5120/dev/admpci.c@1.14 / diff / nxr@1.14
src/sys/arch/mips/alchemy/dev/aupci.c@1.18 / diff / nxr@1.18
src/sys/arch/mips/rmi/rmixl_pcie.c@1.14 / diff / nxr@1.14
src/sys/arch/mips/rmi/rmixl_pcix.c@1.15 / diff / nxr@1.15
src/sys/arch/mvmeppc/mvmeppc/mainbus.c@1.19 / diff / nxr@1.19
src/sys/arch/ofppc/pci/ofwpci.c@1.17 / diff / nxr@1.17
src/sys/arch/powerpc/booke/pci/pq3pci.c@1.25 / diff / nxr@1.25
src/sys/arch/powerpc/ibm4xx/pci/pchb.c@1.14 / diff / nxr@1.14
src/sys/arch/prep/prep/mainbus.c@1.37 / diff / nxr@1.37
src/sys/arch/sandpoint/sandpoint/mainbus.c@1.32 / diff / nxr@1.32
src/sys/arch/sgimips/gio/pci_gio.c@1.17 / diff / nxr@1.17
src/sys/arch/sgimips/include/pci_machdep.h@1.15 / diff / nxr@1.15
src/sys/arch/sgimips/mace/pci_mace.c@1.23 / diff / nxr@1.23
src/sys/arch/sh3/dev/shpcic.c@1.20 / diff / nxr@1.20
src/sys/dev/acpi/acpi_mcfg.c@1.20 / diff / nxr@1.20
src/sys/dev/ic/cpc700.c@1.21 / diff / nxr@1.21
src/sys/dev/marvell/gtpci.c@1.34 / diff / nxr@1.34
src/sys/dev/marvell/mvpex.c@1.20 / diff / nxr@1.20
src/sys/dev/pci/pciconf.c@1.47 / diff / nxr@1.47
src/sys/dev/pci/pciconf.h@1.14 / diff / nxr@1.14
Overhaul the interface to pci_configure_bus():
- Don't expose how PCI bus configuration resource management is implemented.
Provide a new resource provider API:
==> pciconf_resource_init() -- Initialize a PCI configuration resources
container.
==> pciconf_resource_add() -- Add a PCI configuration resource to the
container (I/O, MEM, or prefetchable MEM). Multiple resources of
each type may be added.
==> pciconf_resource_fini() -- Tear down the PCI configurtation resources
container once the bus has been configured.
This is much easier to use than the previous method of providing an
extent map for each kind of resource, and works better for e.g. ACPI
platforms that provide potentially multiple PCI resources in tables
provided by firmware.
- Re-implement PCI configuration resource management using vmem arenas,
rather than extent maps.
- Don't expose how PCI bus configuration resource management is implemented.
Provide a new resource provider API:
==> pciconf_resource_init() -- Initialize a PCI configuration resources
container.
==> pciconf_resource_add() -- Add a PCI configuration resource to the
container (I/O, MEM, or prefetchable MEM). Multiple resources of
each type may be added.
==> pciconf_resource_fini() -- Tear down the PCI configurtation resources
container once the bus has been configured.
This is much easier to use than the previous method of providing an
extent map for each kind of resource, and works better for e.g. ACPI
platforms that provide potentially multiple PCI resources in tables
provided by firmware.
- Re-implement PCI configuration resource management using vmem arenas,
rather than extent maps.