Received: by mail.netbsd.org (Postfix, from userid 0)
	id AF30D63B1C1; Tue, 27 Apr 2010 23:33:16 +0000 (UTC)
Received: from cvs.netbsd.org (cvs.NetBSD.org [IPv6:2001:4f8:3:7:2e0:81ff:fe30:95bd])
	by mail.netbsd.org (Postfix) with ESMTP id C9B8563B12A
	for <source-changes@NetBSD.org>; Tue, 27 Apr 2010 23:33:14 +0000 (UTC)
Received: by cvs.netbsd.org (Postfix, from userid 500)
	id AD94C175DD; Tue, 27 Apr 2010 23:33:14 +0000 (UTC)
MIME-Version: 1.0
Content-Disposition: inline
Content-Transfer-Encoding: binary
Content-Type: text/plain
Date: Tue, 27 Apr 2010 23:33:14 +0000
From: David Young <dyoung@netbsd.org>
Subject: CVS commit: src/sys/arch/x86/pci
To: source-changes@NetBSD.org
X-Mailer: log_accum
Message-Id: <20100427233314.AD94C175DD@cvs.netbsd.org>
Sender: source-changes-owner@NetBSD.org
List-Id: source-changes.NetBSD.org
Precedence: list
Reply-To: source-changes-d@NetBSD.org
Mail-Reply-To: David Young <dyoung@netbsd.org>
Mail-Followup-To: source-changes-d@NetBSD.org

Module Name:	src
Committed By:	dyoung
Date:		Tue Apr 27 23:33:14 UTC 2010

Modified Files:
	src/sys/arch/x86/pci: pci_machdep.c

Log Message:
Make pci_conf_read(9) and pci_conf_write(9) re-entrant so that the
kernel can use them in an NMI trap handler.  Only one CPU can be
in _read() or _write() at once.  However, on any single CPU, more
than one thread of execution (LWP, interrupt handler, trap handler)
may be in _read() or _write() at once, because each thread saves
and restores the PCI configuration-access state.


To generate a diff of this commit:
cvs rdiff -u -r1.41 -r1.42 src/sys/arch/x86/pci/pci_machdep.c

Please note that diffs are not public domain; they are subject to the
copyright notices on the relevant files.