IIJ's work: What's new? What's next? 2015/10/02 IIJ seil-team

Table of contents

- 1. What's new in last one year?
- 2. MP capable network stack
- 3. Directions
- 4. Conclusion
- 5. Extra

1. What's new in last one year?

- Cavium Octeon Support
- New developer: Kengo Nakahara (knakahara@)
- IRQ affinity
- MSI/MSI-X support
- PCI extended configuration support
- L2 MP stuff
- L3 MP stuff

1.1 Cavium Octeon Support

- It was first merged into OpenBSD...
- And then, it was merged into NetBSD-current by hikaru@
 - 2015/04/29
 - And then, it have been improved by matt@, martin@ and others.
- NFS problem
 - Octeon's Ethernet controller has no TX interrupt. NFS uses m->m_ext.ext_free callback. It makes NFS slow.
 - See OCTEON_ETH_USENFS option in if_cnmac.c and nfs_vfsops.c::nfs_writerpc_extfree().
 - What's the best way to solve this problem?

1.2 New developer

- Kengo Nakahara(<u>knakahara@n.o</u>)
 - He became a developer in December 2014.
 - IRQ affinity (intrctl(8))
 - Merged into -current.
 - MSI/MSI-X
 - Merged into-current.
 - (Ethernet)multiqueue for both TX and RX
 - MI API and wm(4)
 - Not merged yet.
 - Some ARM related stuff.

1.3 IRQ affinity (aka interrupt routing)

- API was defined and merged into –current with intrctl(8).
- Currently, it supports only on x86 (except Xen).
 - PowerPC/booke's support was written by nonaka@ but not merged yet.
 - intrctl(8) has mainly 2 sub commands
 - list : show interrupts list by each CPU
 - affinity : move interrupt target to other CPU

1.4 MSI/MSI-X support

- Merged into -current
 - MI API
 - x86 MD part
 - Except Xen
- Some drivers support MSI/MSI-X
 - By knakahara@, msaitoh@ and nonaka@
 - Written but not merged yet
 - virtio(4)
 - vmxnet3(4) with multiqueue
- TODO:
 - Brush up API. Cleanup #ifdef
 - Other archs
 - Other drivers

Why is MSI-X so important?

- Because some devices support MSI-X only
 - Some server-use devices support MSI-X only

• e.g: ixv(4)

- It's used to make MP performance up
 - It's not only network (Ethernet) devices
 - e.g: NVM Express and some RAID controllers
 - Someone[™] should work for it ☺
 - "Multiqueue I/O in FreeBSD using LSI and NVME" by Scott Long (Saturday Track B 16:30-17:30)

Example of MSI/MSI-X and IRQ affinity (1/2)

• wm(4)

It supports MSI-X for 82571 and newer devices

IRQ affinity is done by default.

 "intrctl affinity ..." can be used in –current without any kernel modification.

wm2_at_pci0_dev_20_function_2:_I354_Gigabit_Ethernet_(SGMII) (rev._0x03) wm2: for TX interrupting at msix2 vec 0 affinity to 0 wm2: for RX interrupting at msix2 vec 1 affinity to 1 wm2: for LINK interrupting at msix2 vec 2 affinity to 2 wmZ: PUI-Express bus wm2: 16384 words (16 address bits) SPI EEPROM, version 1.5, Ima<u>ge Unique ID 00000000</u> wm2: Ethernet address 00:25:90:82:9b:a6 wm2: SGMII(MDIO) makphy2 at wm2 phy 2: Marvell 88E1543 Alaska Quad Port Gb PHY, rev. 2 makphy2: 10baseT, 10baseT-FDX, 100baseTX, 100baseTX-FDX, 1000baseT, 1000baseT-FDX, auto wm3 at pci0 dev 20 function 3: I354 Gigabit Ethernet (SGMII) (rev. 0x03) wm3: for TX interrupting at msix3 vec 0 affinity to 0 wm3: for RX interrupting at msix3 vec 1 affinity to 1 wm3: for LINK interrupting at msix3 vec 2 affinity to 2 wm3: PUI-Express bus wm3: 16384 words (16 address bits) SPI EEPROM, version 1.5, Image Unique ID 00000000 wm3: Ethernet address 00:25:90:82:9b:a7 ⊿m3: SGMII(MDIO)

Example of MSI/MSI-X and IRQ affinity (2/2)

rangeley# intrctl	list								
interrupt id	CPU#00	CPU#01	CPU#02	CPU#03	CPU#04	CPU#05	CPU#06	CPU#07	device name(s)
ioapic0 pin 9	0*	0	0	0	0	0	0	0	unknown
msix0 vec O	192*	0	0	0	0	0	0	0	wmOTX
msix0 vec 1	0	198 *	0	0	0	0	0	0	wmORX
msix0 vec 2	0	0	1*	0	0	0	0	0	wmOLINK
msix1 vec O	0*	0	0	0	0	0	0	0	wm1TX
msix1 vec 1	0	0*	0	0	0	0	0	0	wm1RX
msix1 vec 2	0	0	0*	0	0	0	0	0	wm1LINK
msix2 vec O	220120×	0	0	0	0	0	0	0	wm2TX_
msix2 vec 1	U	<u>223016*</u>	0	0	0	0	0	0	wm2RX
msix2 vec 2	0	0	1*	0	0	0	0	0	wm2LINK
msix3 vec O	223675×	0	0	0	0	0	0	0	wm3TX
msix3 vec 1	U	<u>219236*</u>	0	0	0	0	0	0	wm3RX
msix3 vec 2	0	U	1*	0	0	0	0	0	Wm3LINK
ioapic0 pin 23	69 *	0	0	0	0	0	0	0	unknown
ioapic0 p <u>in 19</u>	3268*	0	0	0	0	0	0	0	unknown, unknown
rangeley# intrctl	affinity -i	‴msix2 vec 0″ −c 4							
rangeley# intrctl	affinity -i	‴msix2 vec 1″ −c 5							
rangeley# intrctl	affinity -i	‴msix3 vec 0″ −c 6							
rangeley# intrctl	affinity -i	‴msix3 vec 1″ -c 7							
rangeley# intrct1	list		-						
interrupt id	CPU#00	CPU#01	CPU#02	CPU#03	CPU#04	CPU#05	CPU#06	CPU#07	device name(s)
icapic0 pin 9	.0*	0	0	0	Û	0	0	0	unknown
msix0 vec 0	244*	0	0	0	0	0	0	0	wmOTX
msix0 vec l	Q	254*	0	Ũ	Û	0	Û	Û	wmORX
msix0 vec 2	Ū,	Ũ]*	Ŭ	Ũ	Û	Q	Ũ	wmOLINK
msixl vec 0	0*	U Â	Ũ	Ŭ	Q	Ũ	Q	Ŭ	wm11X
msixl vec l	Ň	U*	U Â.	Ŭ	Ň	Ŭ	Ň	Ŭ	wmIRX
msixl vec 2	U AAAAA	U	Ú*	Ŭ	U AFAAA.	U	Ň	Ň	wmILINK
msix2 vec U	262281	070714	Ŭ	U C	35930*	- 07010#	Ŭ	Ŭ	wm21X
msixZ vec l	Ŭ	273714	U 1	U	Ŭ	$\rightarrow \frac{27218}{2}$	Ŭ	Ŭ	wmZRX
msixZ vec Z	U	U	*	U	Ŭ	- U		Ŭ	WMZLINK
msix3 vec U	280901		Ŭ	Ŭ	Ŭ	Ŭ		- 1000Ev	Wm3TA
msix3 vec l	Ŭ	284056	U 1 v/	Ŭ	0	U			WM3RA
msix3 vec Z	0 00w					U			WM3L1NK
icapicu pin 23	2405¥	0	0		0	U	U		unknown
TOAPICU PIN 19	3400*	- U	Ū.	Ų	Ų.	Ų	Ų	Ų.	unknown, unknown

1.5 PCI Extended Configuration Space support

- Why is it important?
 - To check the Advanced Error Reporting Extended Capability
 - It's useful for debugging.
 - To control some important features
 - SR-IOV
 - M-PHY
 - Mainly used on mobile devices
 - Some power management stuff
 - PCI Exended Configuration Space is useful not only for servers but also for small devices
- We can check the detail via "pcictl pciN dump"
 - Some of them have not been decoded yet, but it decodes much more than lspci ⁽³⁾

2. MP capable network stack

- Current status:
 - https://github.com/IIJ-NetBSD/netbsdsrc/wiki/smpnet

Done

- Layer 2
 - MP-safe bridge (utilizing pserialize)
- Layer 3
 - Restructure L2 XXX_output
 - pulling out rtalloc1 from XXX_output
 - Import Iltable/Ilentry from FreeBSD
 - Toward Nexthop cache separation from the routing table
- ATF tests

ATF tests

(we added in one year)

- net/net/t_forwarding
- net/net/t_ipv6_lifetime
- net/arp/t_arp
- net/arp/t_dad
- net/icmp/t_icmp_redirect
- net/icmp/t_icmp6_redirect
- net/if/t_ifconf
- net/if/t_ifconfig
- net/if_bridge/t_bridge
- net/ndp/t_dad
- net/ndp/t_ndp
- net/route/t_flags

Pending work (have some codes but not committed)

- MP-safe vlan (mutex)
- MP-safe bpf (mutex)
- RSTP (port from OpenBSD)
- Protect ifnet_list with pserialize
- Rump-ify netipsec for ATF tests

Future work (1/2)

- MP-safe IP forwarding
 - Nexthop cache separation from the routing table
 - Get rid of RTF_CLONING / RTF_CLONED
 - Simplify route.c
 - Coarse-grain locking on the routing table (and rtcache)
 - Protect struct ifnet and ifaddr (if required)
- MP-safe tunnels

– gif

- Netipsec

• MP-safe opencrypto

Future work (2/2)

- Make "options NET_MPSAFE" by default
 - We have to consider it for all network device drivers...
- IIJ has no plan to work for L4 MP
 - so please someone[™]



Need discussion

- Enlarge ifnet#if_flags
- Aggregate interface packet counting
- Make if_link_state_change softint
- Nexthop cache separation
- Softint-based RX (and TX?)
- Replace the routing table



4. Conclusion

- We merged some important functions into current.
- Some code have not merged yet. We will merge them in future.
- Need your help.
 - Modify existing drivers
 - Network stack
 - ATF test for networking
 - Discussion
- Next target: Server functions

5: SEIL/BPV4(1/3)

- Press release (Sorry in Japanese):
 - <u>http://www.iij.ad.jp/news/pressrelease/2015/093</u>
 <u>0.html</u>



SEIL/BPV4(2/3)

- Intel C2558(Rangeley)
 - qat(4): Intel Quick Assist Technology Driver
 - Written from scratch
 - Not merged into –current yet
 - /dev/random uses Intel rdrand instruction
 - Not merged into –current yet

SEIL/BPV4(3/3)

dmesg lørep gat dat0 at pci0 dev 11 function 0: Intel C2000 QuickAssist Physical Function (rev. 0x02) |qat0: sku 1 accel 1 accel_mask 0x1 ae 1 ae_mask 0x1 dat0: accel capabilities 10f<CRYPTO_0,AUTHENTICATION,CIPHER,CRYPTO_ASYMMETRIC,CRYPTO_SYMMETRIC> gat0: region #1 bar 0x18 CAP_GLOBAL_CTL size 0x4000 at 0xdfe80000 mapped to 0xd092f000 dat0: region #3 bar 0x18 SSU size 0x8000 at 0xdfe88000 mapped to 0xd0933000 dat0: region #4 bar 0x18 AE size 0x8000 at 0xdfe90000 mapped to 0xd093b000 laat0: region #6 bar 0x18 EP size 0x1000 at 0xdfe9a000 mapped to 0xd0943000 gat0: region #8 bar 0x20 PETRINGCSR size 0x4000 at 0xdff10000 mapped to 0xd0944000 gat0: bank0 interrupting at msix0 vec 0 qat0: bank1 interrupting at msix0 vec 1 gat0: bank2 interrupting at msix0 vec 2 gat0: bank3 interrupting at msix0 vec 3 gat0: bank4 interrupting at msix0 vec 4 gat0: bank5 interrupting at msix0 vec 5 qat0: bank6 interrupting at msix0 vec 6 gat0: bank7 interrupting at msix0 vec 7 qat0: aeclust0 interrupting at m<u>six0 vec 16</u> gat0: uof obi icp_gat_nae_b0.uof at 0xc60d2df0 size 0x1025c gat0: uof at 0xc60d2e10 size 0x1023c qat0: uof cpu_type 0x00800000 min_cpu_ver 0x0000 max_cpu_ver 0x00ff qat0: uof_image name icp_security_ncpm_bx qat0: uof_image ae_assign 0x00000003 ctx_assign 0x000000ff cpu_type 0x00800000 lgat0: uof_image max_ver 0x000000ff min_ver 0x00000000 ae_mode 0x00002018 gat0: upf image pages 0x00000001 page regions 0x00000001 gat0: ae 0xc529a1c8 slice 0 page 0 assign region 0 qat0: accel0 ae 1 ae_mask 0x1 dat0: allocate ring 0 of bank 0 for accel0 admin_tx size 16384 16384 at vaddr 0xd12d3000 paddr 0x49e0000 lgat0: allocate ring 1 of bank 0 for accel0 admin_rx size 16384 16384 at vaddr 0xd12d7000 paddr 0x49e4000 qat0: update intr mask for bank 0 (coalescing time 10000ns): 0x00000002 gat0: allocate ring 4 of bank 0 for cy0 sym_hi_tx size 32768 32768 at vaddr 0xd12db000 paddr 0x49e8000 qat0: allocate ring 5 of bank 0 for cy0 sym_hi_rx size 32768 32768 at vaddr 0xd12e3000 paddr 0x49f0000 gat0: update intr mask for bank 0 (coalescing time 10000ns): 0x00000022 lqat0: allocate ring 6 of bank 0 for cy0 sym_lo_tx size 32768 32768 at vaddr 0xd12eb000 paddr 0x49f8000 qat0: allocate ring 7 of bank 0 for cv0 svm_lo_rx size 32768 32768 at vaddr 0xd12f3000 paddr 0x4a00000 qat0: update intr mask for bank 0 (coalescing time 10<u>000ns): 0x000000a2</u> gat0: aefw writing uof icp security ncpm bx dat0: loaded firmware: Binary assembled on Oct 17 2013 at 10:02:13 Using tool version 3.0.183 . Firmware version: 1.4.0 qat0: Started AE 0 gat0: Initialization completed

dmesg