Now
MAIN commitmail json YAML
src/sys/arch/mips/sibyte/include/bcm1480_hr.h@1.1
/
diff
/
nxr@1.1
src/sys/arch/mips/sibyte/include/bcm1480_hsp.h@1.1 / diff / nxr@1.1
src/sys/arch/mips/sibyte/include/bcm1480_ht.h@1.1 / diff / nxr@1.1
src/sys/arch/mips/sibyte/include/bcm1480_int.h@1.1 / diff / nxr@1.1
src/sys/arch/mips/sibyte/include/bcm1480_l2c.h@1.1 / diff / nxr@1.1
src/sys/arch/mips/sibyte/include/bcm1480_mc.h@1.1 / diff / nxr@1.1
src/sys/arch/mips/sibyte/include/bcm1480_pci.h@1.1 / diff / nxr@1.1
src/sys/arch/mips/sibyte/include/bcm1480_pm.h@1.1 / diff / nxr@1.1
src/sys/arch/mips/sibyte/include/bcm1480_regs.h@1.1 / diff / nxr@1.1
src/sys/arch/mips/sibyte/include/bcm1480_rld.h@1.1 / diff / nxr@1.1
src/sys/arch/mips/sibyte/include/bcm1480_scd.h@1.1 / diff / nxr@1.1
src/sys/arch/mips/sibyte/include/sb1250_defs.h@1.7 / diff / nxr@1.7
src/sys/arch/mips/sibyte/include/sb1250_dma.h@1.6 / diff / nxr@1.6
src/sys/arch/mips/sibyte/include/sb1250_genbus.h@1.6 / diff / nxr@1.6
src/sys/arch/mips/sibyte/include/sb1250_int.h@1.6 / diff / nxr@1.6
src/sys/arch/mips/sibyte/include/sb1250_l2c.h@1.6 / diff / nxr@1.6
src/sys/arch/mips/sibyte/include/sb1250_ldt.h@1.5 / diff / nxr@1.5
src/sys/arch/mips/sibyte/include/sb1250_mac.h@1.6 / diff / nxr@1.6
src/sys/arch/mips/sibyte/include/sb1250_mc.h@1.6 / diff / nxr@1.6
src/sys/arch/mips/sibyte/include/sb1250_pci.h@1.5 / diff / nxr@1.5
src/sys/arch/mips/sibyte/include/sb1250_regs.h@1.8 / diff / nxr@1.8
src/sys/arch/mips/sibyte/include/sb1250_scd.h@1.8 / diff / nxr@1.8
src/sys/arch/mips/sibyte/include/sb1250_smbus.h@1.6 / diff / nxr@1.6
src/sys/arch/mips/sibyte/include/sb1250_syncser.h@1.4 / diff / nxr@1.4
src/sys/arch/mips/sibyte/include/sb1250_uart.h@1.6 / diff / nxr@1.6
src/sys/arch/mips/sibyte/include/sb1250_wid.h@1.4 / diff / nxr@1.4
src/sys/arch/mips/sibyte/include/ui_bitfields.h@1.1 / diff / nxr@1.1
src/sys/arch/mips/sibyte/include/bcm1480_hsp.h@1.1 / diff / nxr@1.1
src/sys/arch/mips/sibyte/include/bcm1480_ht.h@1.1 / diff / nxr@1.1
src/sys/arch/mips/sibyte/include/bcm1480_int.h@1.1 / diff / nxr@1.1
src/sys/arch/mips/sibyte/include/bcm1480_l2c.h@1.1 / diff / nxr@1.1
src/sys/arch/mips/sibyte/include/bcm1480_mc.h@1.1 / diff / nxr@1.1
src/sys/arch/mips/sibyte/include/bcm1480_pci.h@1.1 / diff / nxr@1.1
src/sys/arch/mips/sibyte/include/bcm1480_pm.h@1.1 / diff / nxr@1.1
src/sys/arch/mips/sibyte/include/bcm1480_regs.h@1.1 / diff / nxr@1.1
src/sys/arch/mips/sibyte/include/bcm1480_rld.h@1.1 / diff / nxr@1.1
src/sys/arch/mips/sibyte/include/bcm1480_scd.h@1.1 / diff / nxr@1.1
src/sys/arch/mips/sibyte/include/sb1250_defs.h@1.7 / diff / nxr@1.7
src/sys/arch/mips/sibyte/include/sb1250_dma.h@1.6 / diff / nxr@1.6
src/sys/arch/mips/sibyte/include/sb1250_genbus.h@1.6 / diff / nxr@1.6
src/sys/arch/mips/sibyte/include/sb1250_int.h@1.6 / diff / nxr@1.6
src/sys/arch/mips/sibyte/include/sb1250_l2c.h@1.6 / diff / nxr@1.6
src/sys/arch/mips/sibyte/include/sb1250_ldt.h@1.5 / diff / nxr@1.5
src/sys/arch/mips/sibyte/include/sb1250_mac.h@1.6 / diff / nxr@1.6
src/sys/arch/mips/sibyte/include/sb1250_mc.h@1.6 / diff / nxr@1.6
src/sys/arch/mips/sibyte/include/sb1250_pci.h@1.5 / diff / nxr@1.5
src/sys/arch/mips/sibyte/include/sb1250_regs.h@1.8 / diff / nxr@1.8
src/sys/arch/mips/sibyte/include/sb1250_scd.h@1.8 / diff / nxr@1.8
src/sys/arch/mips/sibyte/include/sb1250_smbus.h@1.6 / diff / nxr@1.6
src/sys/arch/mips/sibyte/include/sb1250_syncser.h@1.4 / diff / nxr@1.4
src/sys/arch/mips/sibyte/include/sb1250_uart.h@1.6 / diff / nxr@1.6
src/sys/arch/mips/sibyte/include/sb1250_wid.h@1.4 / diff / nxr@1.4
src/sys/arch/mips/sibyte/include/ui_bitfields.h@1.1 / diff / nxr@1.1
Sync SiByte includes with cfe-1.4.2.
Includes support for bcm1x55 and bcm1x80 chips.
Tested on a BCM1250 board.
Includes support for bcm1x55 and bcm1x80 chips.
Tested on a BCM1250 board.